Rust XHCI Implementation.
This commit is contained in:
parent
e621d144e9
commit
3d0db07a5d
10 changed files with 438 additions and 30 deletions
|
|
@ -72,15 +72,15 @@ impl PciDevice {
|
|||
control.capable_address_64(),
|
||||
"We don't handle the non-64bit case for MSI yet."
|
||||
);
|
||||
assert!(
|
||||
control.multi_message_capable() == 0,
|
||||
"We don't yet handle multi-message capable devices."
|
||||
);
|
||||
|
||||
if control.multi_message_capable() != 0 {
|
||||
mammoth::debug!("WARN: We don't yet handle multi-message capable devices.");
|
||||
}
|
||||
|
||||
// FIXME: These probably need to be volatile writes.
|
||||
let header: &mut PciDeviceHeader = self.memory_region.as_mut();
|
||||
header.command = header.command.with_interrupt_disable(true);
|
||||
msi_cap.msi_control = control.with_msi_enable(true);
|
||||
msi_cap.msi_control = control.with_msi_enable(true).with_multi_message_enable(0);
|
||||
|
||||
// For setting addr and data field, see intel ref
|
||||
// Vol 3. Section 11.11
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue