Enforce Cache Coherency Policys for XHCI memory maps. #5

New issue

Open

opened 2025-12-14 06:36:20 +00:00 by drew · 0 comments

drew commented 2025-12-14 06:36:20 +00:00

Owner

Copy link

Currently we don't enforce any memory ordering at all which could lead to issues on real hardware.

Currently we don't enforce any memory ordering at all which could lead to issues on real hardware.

drew added the

bug

USB

labels 2025-12-14 06:36:20 +00:00

Sign in to join this conversation.

No Branch/Tag specified

Branches Tags

main

working-copy/xhci

0.1.0

Labels

Clear labels   

USB

  

bug

  

enhancement

No labels

USB

bug

enhancement

Milestone

Clear milestone

No items

No milestone

Projects

Clear projects

No items

No project

Assignees

Clear assignees

No assignees

1 participant

Notifications

Subscribe

Due date

The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set.

Reference

drew/acadia#5

No description provided.